

TRANSMITTAL LETTER TO THE UNITED STATES  
DESIGNATED/ELECTED OFFICE (DO/EO/US)  
CONCERNING A FILING UNDER 35 U.S.C. 371

500.39915X00 filed 03/20/01

U.S. APPLICATION NO. (if known, see 37 CFR 1.5)

09/787526

INTERNATIONAL APPLICATION NO.

PCT/JP00/01550

INTERNATIONAL FILING DATE

14 March 2000 (14.03.00)

PRIORITY DATE CLAIMED

15 March 1999 (15.03.99)

TITLE OF INVENTION SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MODULE

APPLICANT(S) FOR DO/EO/US YAGUCHI, AKIHIRO; MIURA, HIDEO; KAZAMA, ATSUSHI and  
NISHIMURA, ASAO

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

## Items 11. to 16. below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☐ A FIRST preliminary amendment.  
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☒ A change of power of attorney and/or address letter.
16. ☒ Other items or information:

International Publication NO. WO00/55910

Figs. 1-17

Credit Card Payment form

U.S. APPLICATION NO. (IP) 09/787526

INTERNATIONAL APPLICATION NO.  
PCT/JP00/01550

ATTORNEY'S DOCKET NUMBER  
500.39915X00

17. ☒ The following fees are submitted:

**BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :**

Neither international preliminary examination fee (37 CFR 1.482)  
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO  
and International Search Report not prepared by the EPO or JPO ..... \$970.00  
International preliminary examination fee (37 CFR 1.482) not paid to  
USPTO but International Search Report prepared by the EPO or JPO ..... \$840.00  
International preliminary examination fee (37 CFR 1.482) not paid to USPTO but  
international search fee (37 CFR 1.445(a)(2)) paid to USPTO ..... \$690.00  
International preliminary examination fee paid to USPTO (37 CFR 1.482)  
but all claims did not satisfy provisions of PCT Article 33(1)-(4) ..... \$670.00  
International preliminary examination fee paid to USPTO (37 CFR 1.482)  
and all claims satisfied provisions of PCT Article 33(1)-(4) ..... \$96.00

**ENTER APPROPRIATE BASIC FEE AMOUNT =**

**CALCULATIONS PTO USE ONLY**

\$ 860.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30  
months from the earliest claimed priority date (37 CFR 1.492(e)).

\$ 0.00

| CLAIMS             | NUMBER FILED | NUMBER EXTRA | RATE      |
|--------------------|--------------|--------------|-----------|
| Total claims       | 22 - 20 =    | 2            | X \$18.00 |
| Independent claims | 7 - 3 =      | 4            | X \$78.00 |

\$ 36.00  
\$ 320.00

MULTIPLE DEPENDENT CLAIM(S) (if applicable) + \$260.00

\$ 270.00

**TOTAL OF ABOVE CALCULATIONS =**

\$ 1,486.00

Reduction of 1/2 for filing by small entity, if applicable. A Small Entity Statement  
must also be filed (Note 37 CFR 1.9, 1.27, 1.28).

\$ 0.00

**SUBTOTAL =**

\$ 1,486.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30  
months from the earliest claimed priority date (37 CFR 1.492(f)).

\$ 0.00

**TOTAL NATIONAL FEE =**

\$ 1,486.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be  
accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +

\$ 0.00

**TOTAL FEES ENCLOSED =**

\$ 1,486.00

|                           |    |
|---------------------------|----|
| Amount to be<br>refunded: | \$ |
| charged:                  | \$ |

a. ☒ ~~check~~ payment in the amount of \$ 1,486.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$ \_\_\_\_\_ to cover the above fees.  
A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any  
overpayment to Deposit Account No. 01-2135. A duplicate copy of this sheet is enclosed.

**NOTE:** Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Gregory E. Montone  
Antonelli, Terry, Stout & Kraus, LLP  
1300 North Seventeenth Street  
Suite 1800  
Arlington, VA 22209

  
SIGNATURE:

Gregory E. Montone  
NAME

28,141

REGISTRATION NUMBER

131 PRTS

09/787526

1

DESCRIPTION

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MODULE

TECHNICAL FIELD

The present invention relates to a small semiconductor device having external terminals on a semiconductor element, and more particularly to a small semiconductor device having a semiconductor element with various functions manufactured by wafer processes and to a semiconductor module having a semiconductor device with external terminals mounted on a printed circuit board.

10 BACKGROUND ART

Flip chip bonding has been conventionally used as high density mount technology for mounting a semiconductor element on a printed circuit board or the like without packaging it. With this flip chip bonding technology, external terminals are formed on pads of a semiconductor element, and the pads of the semiconductor element and bonding pads on a printed circuit board are electrically and mechanically connected via the external terminals.

20 With flip chip bonding, however, the layout and size of external terminals are restricted by the layout and size of pads of a semiconductor element.

The pad size of a semiconductor element is about 50  $\mu\text{m}$  at a maximum and the pad space is about 100  $\mu\text{m}$ . In a general printed circuit board using resin material as its base material, the size of a bonding pad is about 200  $\mu\text{m}$  at a minimum and the bonding pad space is about 500  $\mu\text{m}$ . Therefore, with mount technology using flip chip bonding, it is difficult to mount a semiconductor element on a printed circuit board made of resin material as its base material.

10           In order to solve the above-described problem associated with mount technology using flip chip bonding, there is a remarkable tendency that the size of a semiconductor device is made as equal as that of a semiconductor element. A package of a semiconductor device is generally called a CSP (chip size package or chip scale package). Examples of CSP are described in JP-A-6-504408, Technical Report of the Institute of Electronics, Information and Communication Engineers "Development on Tape BGA type CSP", CPM96-121, ICD96-160 (December, 1996) and the like.

#### DISCLOSURE OF INVENTION

The size of a conventional package for a semiconductor device is approximately equal to the size of a semiconductor element. Namely, a sheet-shaped member made of a film base material formed with conductive wiring lines and lands is attached to the surface of a semiconductor element with adhesive, and

external terminals are formed in a projected area of the principal surface of the semiconductor element.

With conventional CSP techniques that external terminals are disposed in the projected area of the principal surface of a semiconductor element, metal bumps such as solder bumps are used as the external terminals and connected to a printed circuit board. A problem associated with CSP having such a structure is a connection reliability of solder bumps.

A coefficient of linear thermal expansion of a semiconductor element (silicon (Si)) is about  $3 \times 10^{-6}/^{\circ}\text{C}$ , and a coefficient of linear thermal expansion of a printed circuit board (FR-4 or the like) made of glass epoxy resin group most generally used is about  $17 \times 10^{-6}/^{\circ}\text{C}$ . If there is a large coefficient of linear thermal expansion difference therebetween and a semiconductor device is subjected to a temperature change, thermal strain is generated in an external terminal which is a solder bump.

Strain generated in the bump is concentrated upon near at the bonding area between the bump and a land of a semiconductor device or a bonding pad of a printed circuit board. If such a temperature change is repeated, a crack may be formed in the bonding area. The crack formed in the bonding area of the bump gradually grows and the bonding area of the bump is ultimately broken. As the bump as the external terminal is broken, electrical connection between the

semiconductor device and an external apparatus via external terminals cannot be maintained. Reliability of semiconductor devices is therefore lowered considerably.

5 JP-A-6-504408 discloses CSP type semiconductor devices which take a fatigue failure of solder bumps into consideration and are considered as having a high reliability. In this semiconductor device, a sheet-shaped member is attached to the  
10 principal surface of a semiconductor element with adhesive which is made of soft and flexible material having a low elasticity ((e.g., elastomer resin: polymer substance having a rubber-like elasticity at an ordinary temperature). Material having an elastic  
15 coefficient approximately equal to that of the adhesive is used as sealing member. Therefore, a coefficient of linear thermal expansion difference between a semiconductor element and a printed circuit board can be absorbed by the adhesive which is made of soft and  
20 flexible elastomer resin. Thermal strain applied to a solder bump can therefore be reduced.

This semiconductor device requires, however, specific techniques for each of a process of preparing soft and flexible material, a process of connecting  
25 internal wiring lines by leads, and a process of sealing with sealing member. Therefore, if this package is to be manufactured with conventional wafer processes for semiconductor elements, new manufacture

facilities are required posing a problem of an increase of the number of processes and the manufacture cost.

This conventional semiconductor device has the leads whose circumferential areas are covered with soft sealing member so that a large deformation is applied to the leads because of thermal deformation of soft adhesive and there is a possibility of disconnection of the lead.

An example of a CSP type semiconductor device manufactured by wafer processes to improve the solder bump reliability and reduce a manufacture cost, has been proposed in "Advent of Low Cost Method for CSP Expected as Main Candidate for Chip Size Mount", Nikkei Micro Devices, April, 1998 (pp. 164 to 167).

This conventional semiconductor device is manufactured by forming additional wiring lines on a semiconductor element, a column-like member called a via post made of metal is formed in the additional wiring line, and the circumferential area of the via post is sealed with resin. A solder bump is bonded via a barrier metal layer to the upper surface of the via post not covered with the sealing resin. With this semiconductor device, deformation of the solder bump near at the bonding area on the semiconductor device side is suppressed by the via post which has a large rigidity, so that strain to be generated in the bonding area can be reduced effectively. However, as the strain in the bonding area on the semiconductor device

side is reduced, the strain to be generated by a linear expansion coefficient difference between the semiconductor element and a printed circuit board increases correspondingly in the bonding area on the printed circuit board side. It is therefore difficult to improve the reliability of the semiconductor device as a whole.

Similar to CSP, flip chip bonding techniques are also associated with the problem of a connection reliability of a solder bump which is an external terminal. Countermeasure techniques for improving the reliability of a solder bump bonding area by utilizing the flip chip bonding techniques are described in JP-A-7-211722 in which a bump electrode for an external terminal is formed by first and second metal layers formed on the pad of a semiconductor element via a metal thin film, and the bump electrode is connected to the bonding pad of a printed circuit board.

With this conventional techniques, the first metal layer protruded from the pad can increase the height of the bump electrode so that thermal strain to be generated in the bump electrode can be reduced. However, as a semiconductor element is mounted on a printed circuit board made of resin material as its base material by using flip chip bonding techniques, thermal strain concentrates upon the bonding area on the semiconductor element side having a smaller bonding area size, because of a size difference between bonding



areas on both sides of the semiconductor element and printed circuit board. Sufficient thermal strain reduction effects cannot therefore be obtained.

Further, since the layout of bump electrodes  
5 as the external terminals is dependent upon the layout of bonding pads of the semiconductor element, the wiring design of the printed circuit board cannot be made freely, which becomes a factor of hindering standardization of printed circuit boards.

10 The present invention aims to solve the above problems and provide a semiconductor device and a semiconductor module having a high reliability capable of preventing and suppressing disconnection of, particularly external terminals.

15 The above-described problems can be solved by adopting the following structures each suppressing and reducing strain to be generated in an external terminal because of a coefficient of linear thermal expansion difference between a printed circuit board and a  
20 semiconductor device. The semiconductor device has a semiconductor element, a passivation film, a conductive wiring line connected to each pad of the semiconductor element, a land connected to each conductive wiring line, an insulating protective film, and external  
25 terminals.

(1) A projection is formed on the land to which the external terminal is bonded. This projection is bonded to the external terminal made of solder

material or the like, and the protective film is formed between the passivation film and land.

It is desired that the projection is bonded to the external terminal so that the projection  
5 protrudes into the inside of the external terminal.

The land of a semiconductor device is made of metal material such as copper (Cu). This material has a higher rigidity than those of solder used as the material of the external terminal and the protective  
10 film covering the semiconductor element surface. Since the projection and external terminal are bonded together in the above manner, distortion of the external terminal in the bonding area on the semiconductor device side is restricted by the  
15 projection. Thermal strain to be generated in the bonding area on the semiconductor device side can therefore be reduced.

The projection film is intervened between the land and the passivation film on the semiconductor  
20 element surface. The protective film is made of resin material which generally has a smaller elastic modulus than those of the materials of the land and external terminal. Since the protective film having a smaller elastic modulus is intervened between the land to be  
25 bonded to the external terminal and the passivation film on the semiconductor element surface, deformation to be generated in the external terminal because of a linear expansion coefficient difference between the

semiconductor device and printed circuit board can be relaxed by the deformation of the protective film. It is therefore possible to reduce strain to be generated in the bonding areas on both sides of the semiconductor  
5 device and printed circuit board.

(2) Further, the conductive wiring line is constituted of a first conductive wiring line connected to the pad of a semiconductor element and a second conductive wiring line connected to the first  
10 conductive wiring line and land. The protective film is constituted of a first protective film connected to the first and second conductive wiring lines and a second protective film having an exposed surface on the side where the external terminal is formed.

15 It is preferable that the first protective film is intervened just under the land.

It is also preferable that a projection is formed on the land, and the land and external terminal are bonded together.

20 It is also preferable that in the structure of the semiconductor device described above, the first and second conductive wiring lines are connected in an area excepting the area just under the land.

With the structure described above, the first  
25 and second conductive wiring lines are disposed in a lamination structure along the depth direction of the semiconductor device so that the protective film can be intervened between the land connected to the second

conductive wiring line and the semiconductor element.  
It is therefore possible to reduce strain to be  
generated in the bonding areas on both sides of the  
semiconductor device and printed circuit board.

5                Since the conductive wiring line is made of  
metal material such as copper (Cu) having a rigidity  
larger than that of the protective film, if the  
connection area between the first and second conductive  
wiring lines is in a projected area of the land, the  
10 strain relaxation effects of the protective film are  
degraded. It is therefore desired that the first and  
second conductive wiring lines are connected in an area  
excepting the projected area of the land.

              It is preferable that the second protective  
15 film is made of material having a larger elastic  
modulus than that of the first protective film. It is  
therefore possible to prevent disconnection because the  
deformation amount of the second conductive wiring line  
can be reduced.

20                (3) Still further, the insulating protective  
film is constituted of a first protective film to be  
connected to the land and formed between the  
semiconductor element and land and a second protective  
film having an exposed surface on the side where the  
25 external terminal is formed.

              As described above, the first protective film  
is formed in contact with the land. The first  
protective film is generally made of resin material

such as polyimide having an elastic modulus smaller than that of the land and external terminal forming material. Since the first protective film having a smaller elastic modulus is formed in contact with the land to be bonded to the external terminal, deformation to be generated in the external terminal because of a coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board can be relaxed by the deformation of the first protective film. It is therefore possible to reduce strain to be generated in the bonding areas on both sides of the semiconductor device and printed circuit board. The second protective film is formed having an exposed surface on the side where the external terminal is formed and being in contact with the conductive wiring line and the land on the external terminal formed side, to thereby protect the conductive wiring line and land.

It is preferable that the second conductive film is made of material having a larger elastic modulus than that of the first conductive film. It is therefore possible to prevent disconnection because the deformation amount of the conductive wiring line can be reduced.

(4) Still further, in the semiconductor device described above, the projection is formed in the projected area of the land and the end of the land is positioned outside of the side edge of the projection.

As described above, although thermal strain to be generated in the external terminal because of a temperature change can be reduced through restriction of the deformation of the external terminal by the projection having a large rigidity, deformation to be generated by the coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board acts upon the projection itself. This deformation of the projection generates stress at the interface between the land formed with the projection and the protective film. The stress is concentrated upon particularly the end of the land, and a crack of the protective film may be formed starting from this concentrated area. In order to prevent this crack of the protective film, the land end is disposed outside of the side edge of the projection. The contact area between the land and protective film therefore increases so that the stress generated at the interface therebetween can be distributed into a broad area and the stress concentrated to the land end can be relaxed.

(5) It is preferable that the projection and external terminal of the semiconductor device are bonded together via a metal thin film formed on the surface of the projection.

As the metal thin film such as gold (Au) and nickel (Ni) is formed in the bonding area of the projection to be bonded to the external terminal, a

connection reliability can be improved.

(6) In a semiconductor module having the semiconductor device mounted on a printed circuit board via external terminals, the bonding area between a bonding pad of the printed circuit board and the external terminal is set larger than the bonding area between the projection and external terminal, along the direction of disposing external terminals.

(7) Still further, in the semiconductor module having the semiconductor device mounted on the printed circuit board via external terminals, the circumferential area of the bonding area between the bonding pad of the printed circuit board and the external terminal is covered with resin.

Compare the strains to be generated in the bonding areas on both sides of the semiconductor device and printed circuit board, then the strain in the bonding area on the semiconductor device side with the adjacent first protective film having a low elasticity and the projection, is larger than the strains in the bonding area on the printed circuit board side. In this invention, in order to reduce the strain to be generated in the bonding area on the printed circuit board, the bonding area between a bonding pad of the printed circuit board and the external terminal is set larger than the bonding area between the projection and external terminal, along the direction of disposing external terminals. The strain to be generated in the

bonding area of the external terminal becomes smaller as the bonding area becomes broader. This is because if the size of the land of the semiconductor device or the size of the bonding pad of the printed circuit

5 board is made large to increase the bonding area, the rigidity of the bonding area increases and the deformation amount of solder reduces. As described above, as the bonding area on the printed circuit board side is made broader than that on the semiconductor  
10 device side, the strain to be generated in the bonding area on the printed circuit side can be reduced so that a difference from the strain on the package side can be made small. It is therefore possible to improve the reliability of the semiconductor module as a whole.

15           The circumferential area of the bonding area between the bonding pad of the printed circuit board and the external terminal is covered with resin. The strain to be generated in the bonding area is distributed also into the interface between the  
20 external terminal and resin so that the strain to be generated in the bonding area between the external terminal and bonding pad can be reduced. It is therefore possible to reduce a difference between the strains to be generated in the bonding areas on both  
25 sides of the package and printed circuit board and to improve the reliability of the semiconductor module as a whole.



## BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 is a cross sectional view of a semiconductor device according to a first embodiment of the invention and a plan view of the semiconductor device with a portion of its protective film being removed.

Fig. 2 is partial cross sectional views illustrating a method of manufacturing the semiconductor device of the first embodiment shown in Fig. 1.

Fig. 3 is a cross sectional view of a semiconductor module having the semiconductor device of the first embodiment shown in Fig. 1 mounted on a printed circuit board.

Fig. 4 is a cross sectional view showing another example of a semiconductor module having the semiconductor device of the first embodiment shown in Fig. 1 mounted on a printed circuit board.

Fig. 5 is a cross sectional view of a semiconductor device according to a second embodiment of the invention.

Fig. 6 is partial cross sectional views illustrating a method of manufacturing the semiconductor device of the second embodiment shown in Fig. 5.

Fig. 7 is a cross sectional view of a semiconductor device according to a third embodiment of the invention.

Fig. 8 is a cross sectional view of a semiconductor module having the semiconductor device of the third embodiment shown in Fig. 7 mounted on a printed circuit board.

5            Fig. 9 is a cross sectional view of a semiconductor device according to a fourth embodiment of the invention.

Fig. 10 is a cross sectional view of a semiconductor module having the semiconductor device of  
10 the fourth embodiment shown in Fig. 9 mounted on a printed circuit board.

Fig. 11 is partial cross sectional views illustrating a method of manufacturing the semiconductor device of the fourth embodiment shown in  
15 Fig. 9.

Fig. 12 is a cross sectional view showing another example of a semiconductor module having the semiconductor device of the fourth embodiment shown in Fig. 9 mounted on a printed circuit board.

20            Fig. 13 is a cross sectional view showing still another example.

Fig. 14 is cross sectional views showing another example of the semiconductor device shown in Fig. 9.

25            Fig. 15 is a cross sectional view of a semiconductor device illustrating a relation between a land size and a projection size.

Fig. 16 is a cross sectional view of a

17

semiconductor substrate formed with pads near opposite ends of semiconductor elements.

Fig. 17 is a cross sectional view showing another example of the semiconductor device of the fourth embodiment shown in Fig. 9.

#### BEST MODES FOR CARRYING OUT THE INVENTION

The invention will be detailed with reference to the accompanying drawings.

Fig. 1 is a cross sectional view showing a semiconductor device according to the first embodiment of the invention. Fig. 2 is a plan view of the semiconductor device shown in Fig. 1 with a portion of a protective film being removed. The cross sectional view of Fig. 1 is a view taken along line A-A shown in Fig. 2.

As shown in Figs. 1 and 2, the semiconductor device of the first embodiment of this invention has a semiconductor element 1, a passivation film 3 formed on the surface 1a of the semiconductor element and exposing the surfaces of each pad 2, a conductive wiring line 4 connected to each pad 2, a land 5 connected to each conductive wiring line 4, a protective film 7, a projection 6 formed on each land 5, and external terminals 8.

The pads 2 are disposed vertically in the central area of the surface 1a of the semiconductor element. The conductive wiring line 4 connected to

each pad 2 extends to the land 5 on the semiconductor element surface 1a on which the projection 6 is formed. The protective film 7 covers the passivation film 3, conductive wiring lines 4, lands 5 and portions of the projections 6 respectively formed on the semiconductor element surface 1a, and are also disposed between the lands 5 and passivation film 3 to form an intervening portion 7a of the protective film. A portion of the projection 6 protrudes from the protective film 7, and this protruded portion 6a and a corresponding external terminal 8 are bonded together. The pad 2 and external terminal 8 of the semiconductor element 1 are electrically connected via the conductive wiring line 4, land 5 and projection 6.

15           The conductive wiring line 4 is made of one of materials such as copper (Cu), aluminum (Al), gold (Au) and silver (Ag) or alloy of these materials. The surface of the conductive wiring line 4 may be plated with nickel (Ni), chrome (Cr) or the like. The land 5 connected to the conductive wiring line 4 is made of the same material as that of the conductive wiring line.

25           The external terminal 8 is formed by placing spherical or paste solder material (e.g., Pb-Sn group eutectic crystal solder, Sn-Ag-Cu group solder) or the like on the protruded portion 6a of the projection and then melting the solder to be connected to the land 5.

          The material of the protective film 7 may be

polyimide resin, polyether imide resin, acrylic denatured epoxy resin, epoxy resin mixed with rubber, silicone resin or the like, respectively of a liquid type or a film shape.

5                   The elastic modulus of the material used for the conductive wiring line 4 and land 5 is, for example, about 110 GPa for copper (Cu). The material usable for the protective film 7, for example, polyimide resin, has an elastic modulus of about 1 to 9  
10 GPa at a room temperature. The elastic modulus of the material of the protective film 7 is therefore smaller than that of the material of the land 5. The elastic modulus of the protective film 7 may be set more smaller by selecting proper material.

15                   According to the semiconductor device of the first embodiment of the invention described above, the external terminal 8 is bonded to the protruded portion 6a of the projection 6 formed on the land 5. Therefore, even if there is a temperature change under  
20 the conditions that the semiconductor device is mounted on a printed circuit board, deformation of the external terminal 8 near at the bonding area between the projection 6 and external terminal 8 on the semiconductor device side can be restricted by the  
25 projection 6 so that the deformation amount can be made small. Thermal strain to be generated in the external terminal 8 near at the bonding area on the semiconductor device side can therefore be reduced.

Further, the intervening portion 7a of the protective film 7 is disposed between the land 5 and the passivation film 3 on the semiconductor element surface 1a. Therefore, a to be generated in the  
5 external terminal 8 because of a coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board can be relaxed by the deformation of the intervening portion 7a of the protective film which has a lower elastic modulus than  
10 that of the material of the land 5. Strains generated in the bonding areas on both sides of the semiconductor device and printed circuit board can therefore be reduced.

With these functions, even if there is a  
15 temperature change under the conditions that the semiconductor device is mounted on the printed circuit board, disconnection defects to be generated in the bonding area of the external terminal can be prevented, and a semiconductor device and a semiconductor module  
20 having a high reliability can be realized.

Still further, according to the semiconductor device of the first embodiment of the invention, the conductive wiring line 4 is formed on the semiconductor element surface 1a and the projection 6 and external  
25 terminal 8 are bonded on the land 5 which is formed at a position remote from the pad 2. Therefore, even if water contents enter the inside of the semiconductor device from the bonding area of the external terminal

8, they can be prevented from reaching the pad 2. Electrical conduction defects to be caused by corrosion of the pad 2 can therefore be suppressed.

Also, since the land 5 to be bonded to the external terminal 8 is disposed at a position remote from the pad 2, the size of the land 5 can be made larger than that of the pad. The bonding area between the external terminal 8 and land 5 or between the external terminal 8 and projection 6 of this embodiment can be made large. As the bonding area is made large, strain to be generated in the external terminal bonding area because of a coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board is loaded upon the large bonding area. The strain in the bonding area boarder from which crack is formed can effectively reduced.

Bonding between the external terminal 8 and the protruded portion 6a of the projection 6 formed on the land 5 is established by melting solder material of the external terminal 8. In order to improve bonding between the projection 6 and external terminal 8, the protruded portion 6a of the projection 6 in the bonding area may be plated with a metal thin film. The metal thin film may use material such as gold (Au) and nickel (Ni).

Fig. 2 is cross sectional views illustrating a method of manufacturing the semiconductor device of the first embodiment of the invention shown in Fig. 1.

On the surface 1a of a semiconductor element 1 formed with a passivation film 3 exposing a portion of a pad 2 and on the surface of the pad 2 (Fig. 2(a)), a protective film 7 of polyimide resin or the like is formed by a potting method, a printing method, attachment of a film material or the like (Fig. 2(b)). A conductive wiring line 3 is formed extending from the pad 2 to the surface of the protective film 7, and at the same time, a land 5 is formed on the surface of the protective film 7 (Fig. 2(c)). The conductive wiring line 3 and land 5 are formed by a plating method or a sputtering method. The protective film 7 on the semiconductor element surface 1a forms an intervening portion 7a of the protective film between the land 5 and semiconductor element surface 1a. Another protective film 7 is formed covering the conductive wiring line 4 and land 5 over the semiconductor element surface 1a (Fig. 2(d)). An opening 13 is formed through the protective film 7 from its surface 7b to expose the surface of the land 5 (Fig. 2(e)). This opening 13 may be formed by covering an area, where the opening 13 is not formed, with a mask, etching the protective film and removing the mask, or by using a laser beam. Metal material such as copper (Cu) is filled in the opening 13 by a sputtering method or a plating method to form a projection 6 on the land 5 (Fig. 2(f)). The protective film 7 is etched from its surface 7b to protrude a portion of the projection 6



from the surface 7a of the protective film 7 to form a protruded portion 6a (Fig. 2(g)), and an external terminal 8 made of solder material is bonded to the protruded portion 6a of the projection 6 (Fig. 2(h)).

- 5 The wafer is then cut into a predetermined size to form the semiconductor device of the first embodiment of the invention.

The semiconductor device manufacture method described with reference to Fig. 2 is similar to a  
10 general method of manufacturing semiconductor devices from a wafer.

The material of the protective film 7 has an elastic modulus selected based on the size of a semiconductor element and the number and layout of  
15 external terminals. In order to enhance the relaxation effects of strain by deformation of the intervening portion 7a of the protective film, the strain being generated in the bonding area, the material having a small elastic modulus, preferably in a range from 0.5  
20 GPa to 3 GPa, is used. It is also desired that the material has such an elastic modulus at a low temperature (about - 50°C). In order to retain the strain reduction effect, it is necessary that a thickness a of the intervening portion 7a shown in Fig.  
25 1(a) is set to some degree. The thickness a of the intervening portion 7a of the protective film between the land 5 and passivation film is preferably changed with the elastic modulus of the material of the

protective film 7. It is necessary that as the elastic modulus of the protective film is made higher, the intervening portion 7a is made thicker. For example, if polyimide resin is used as the material of the protective film 7, it is desired to select polyimide resin having an elastic modulus of about 1 GPa to 3 GPa and set the thickness a of the intervening portion 7a to 20  $\mu\text{m}$  or thicker.

The protective film 7 may be made of single material or may have a lamination structure made of a plurality of materials. In the latter case, it is also desired that the elastic modulus of the whole protective film is in the above-described range from 0.5 GPa to 3 GPa.

Fig. 3 is a cross sectional view of a semiconductor module having the semiconductor device of the first embodiment shown in Fig. 1 mounted on a printed circuit board, according to the first embodiment.

A semiconductor device 12 shown in Fig. 3 is mechanically and electrically connected to a printed circuit board 9, by bonding external terminals 8 formed on the surface of the semiconductor device 12 to bonding pads 10 formed on the surface of the printed circuit board 9. On the surface of the printed circuit board 9 on the side where the bonding pads 10 are not formed, a resist film 11 is formed in order to protect unrepresented internal wiring of the printed circuit

board 9.

The printed circuit board 9 is typically a glass/epoxy board (e.g., FR-4) made of epoxy resin as a base material mixed with glass cloth. Instead of epoxy  
5 resin, a board made of BT resin, aramid (aromatic polyamide) resin or the like may also be used.

The semiconductor device of the first embodiment is desired to satisfy  $b \geq c$  where  $b$  is a height of the protruded portion 6a of the projection 6  
10 on the land 5 to be bonded to the external terminal 8 shown in Fig. 3, and  $c$  is a height of the bonding pad 10 of the printed circuit board 9 to be bonded to the external terminal 8.

As in the semiconductor device of the first  
15 embodiment of the invention, a portion of the projection 6 on the land 5 enters the inside of the external terminal 8 to be bonded so that strain to be generated in the external terminal 8 can be reduced. Similarly, the bonding pad 10 on the printed circuit  
20 board 9 side in the bonding area enters the inside of the external terminal 8 so that strain to be generated in the bonding area can be reduced.

If a semiconductor device without the projection 6 on the land 5 and the intervening portion  
25 7a of the protective film such as shown in Fig. 1 is mounted on a printed circuit board, strain generated in the bonding area of the external terminal 8 on the printed circuit board side is smaller than strain

generated in the semiconductor device side. This is because the coefficient of linear thermal expansion of the printed circuit board is similar to that of solder material of the external terminal 8 and the printed circuit board has a lower elastic modulus than the semiconductor device which is mainly occupied by the semiconductor element 1. In the semiconductor device of the first embodiment, the projection 6 on the land 5 is bonded to the external terminal 8 so that the rigidity in the bonding area becomes large and strain to be generated in the bonding area on the semiconductor device side can be reduced. In addition, a difference between strains to be generated in the bonding areas on both sides of the semiconductor device and printed circuit board can be made small. In the bonding area of the printed circuit board side, as a height c of the bonding pad 10 entering the inside of the external terminal 8 is made large, although strain in the bonding area in the printed circuit board side is reduced, strain in the bonding area on the semiconductor device side increases correspondingly. Therefore, if the height b of the protruded portion 6a is set equal to or larger than the height c of the bonding pad 10 of the printed circuit board 9 to be bonded to the external terminal 8, a difference between strains to be generated in both the bonding areas can be made small, and the reliability of the module can be improved as a whole.

Also in the semiconductor module of first embodiment of the present invention, it is desired that the bonding area between the bonding pad 10 of the printed circuit board 9 and the external terminal 8 in a horizontal direction, i.e., in a direction of disposing external terminals, is set larger than the bonding area between the protruded portion 6a of the projection 6 on the land 5 of the semiconductor device 12 and the external terminal 8. In this embodiment, the plan shape of the projection 6 and bonding pad 10 is circular. In order to make the bonding area on the printed circuit board side broader than that on the semiconductor device side, a relation of  $e > d$  is satisfied where  $d$  is a diameter of the protruded portion 6a of the projection 6 and  $e$  is a diameter of the bonding pad of the printed circuit board.

By setting the bonding area on the printed circuit board side broader than on the semiconductor device side, the rigidity of the bonding pad 10 increases so that it is possible to reduce the strain to be generated in the bonding area of the external terminal on the printed circuit board side. It is also possible to make small a difference between the strain to be generated in the bonding area of the external terminal on the printed circuit board side and the strain reduced by bonding of the protruded portion 6a of the projection 6 in the bonding area of the external terminal on the semiconductor device side. With these

functions, even if there is a temperature change, disconnection defects to be generated in the bonding areas of the external terminal on both sides of the semiconductor device and printed circuit board can be prevented, and a semiconductor module having a high reliability as a whole can be realized.

Fig. 4 is a cross sectional view showing another example of a semiconductor module having the semiconductor device shown in Fig. 1 mounted on a printed circuit board.

In this semiconductor module shown in Fig. 4, on a semiconductor device mount surface 9a of a printed circuit board 9, a reinforcing resin layer 14 is formed covering at least the periphery of the bonding area between the external terminal 8 and bonding pad 10.

The reinforcing resin layer may be made of epoxy resin, epoxy resin filled with silica particles, or the like. The reinforcing resin layer 14 is formed by mounting a semiconductor device 20 on the printed circuit board 9, thereafter flowing liquid resin on the printed circuit board surface 9a, heating and hardening it.

By covering the bonding area between the bonding pad 10 of the printed circuit board 9 and the external terminal 8 with the reinforcing resin layer 14, strain to be generated in the bonding area of the external terminal on the printed circuit board side can be relaxed and reduced. As the strain in the bonding

area of the external terminal on the printed circuit board side is reduced, there exists no difference between the strain to be generated in the bonding area between the protruded portion 6a of the projection 6 and the external terminal 8 and the strain reduced by a presence of the intervening portion 7a of the protective film in the bonding area on the semiconductor device side. It is therefore possible to reduce strain to be generated in the external terminal bonding area of the whole semiconductor device.

Fig. 5 is a cross sectional view of a semiconductor device according to the second embodiment of the invention.

The fundamental structure of the semiconductor device of the second embodiment of the invention shown in Fig. 5 is similar to the first embodiment shown in Fig. 1. A different point from the first embodiment resides in that a portion 6b of a projection 6 surrounded by a protective film 7 is narrower than a protruded portion 6a to be bonded to an external terminal 8 so that an intervening portion 7c of the protective film 7 exists in a projected area of the protruded portion 6a of the projection 6.

According to the semiconductor device of the second embodiment of the invention, the intervening portion 7c of the protective film 7 exists in a projected area of the protruded portion 6a of the projection 6. Therefore, deformation of the external

terminal 8 to be caused by a coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board can be relaxed by deformation of the intervening portion 7c of the protected film 7 which has a low elastic modulus than that of the material of the land 5. Strains to be generated in the bonding area on both sides of the semiconductor device and printed circuit board can be reduced.

10                Fig. 6 is cross sectional views illustrating a method of manufacturing the semiconductor device of the second embodiment of the invention shown in Fig. 5.

On the surface 1a of a semiconductor element 1 formed with a passivation film 3 exposing a portion of a pad 2 and on the surface of the pad 2 (Fig. 6(a)), a conductive wiring line 4 is formed extending from the pad 2 to the surface of a protective film 7 by a plating method or a sputtering method, and at the same time, a land 5 is formed on the surface of the protective film 7 (Fig. 6(b)). A protective film 7 is formed covering the conductive wiring line 4, land 5 and passivation film 3 by a potting method, a printing method or a film attachment method (Fig. 6(c)). An opening 13 is formed through the protective film 7 from its surface 7b to expose the surface of the land 5 by using a laser beam or by etching (Fig. 6(d)). Metal material 18 such as copper (Cu) is filled in the opening 13 and deposited on the surface 7b of the



protective film 7 by a sputtering method or a plating method (Fig. 6(e)). The metal material in the opening 13 forms a projection 6. A resist film 16 is formed on the surface 7b of the protective film 7 (Fig. 6(f)) to  
5 remove unnecessary metal material 18 to form a protruded portion 6a of the projection 6 (Fig. 6(g)). The protruded portion 6a has a size larger in the horizontal direction than the protruded portion 6b covered with the protective film 7, so that an  
10 intervening portion 7c of the protective film exists between the protruded portion 6a and the semiconductor element surface 1a. The protruded portion 6a of the projection 6 is bonded to an external terminal (Fig. 6(h)). The wafer is then cut into a predetermined size  
15 to form the semiconductor device of the second embodiment of the invention.

The semiconductor device manufacture method described with reference to Fig. 6 is similar to a general method of manufacturing semiconductor devices  
20 from a wafer.

Fig. 7 is a cross sectional view showing a semiconductor device according to the third embodiment of the invention.

As shown in Fig. 7, the semiconductor device  
25 of the third embodiment of this invention has a semiconductor element 1, a passivation film 3 formed on the surface 1a of the semiconductor element and exposing the surfaces of each pad 2, a conductive

wiring line 4 connected to each pad 2, a land 5 connected to each conductive wiring line 4, first and second protective films 7 and 15, and external terminals 8.

- 5                   The pads 2 are disposed vertically in the central area of the surface 1a of the semiconductor element. The conductive wiring line 4 connected to each pad 2 is constituted of a first conductive wiring line 4a disposed on the semiconductor element surface 1a and
- 10 a second conductive wiring line 4b connected to the land 5. The first protective film 7 is formed over the semiconductor element surface 1a, covering the passivation film 3 and first conductive wiring line 4a and a portion of the second conductive wiring line 4b.
- 15 The second protective film 15 covers the second conductive wiring line 4b and an area excepting an external terminal bonding area 5a of the land 5. The first and second wiring lines 4a and 4b are disposed in a lamination structure via the first protective film 7.
- 20 An intervening portion 7a of the first protective film is formed between the land 5 connected to the second conductive wiring line and the passivation film 3. The external terminal 8 is connected to the external terminal bonding area 5a of the land. The pad 2 of the
- 25 semiconductor element 1 and the external terminal 8 are electrically connected via the conductive wiring line 4 and land 5. The first and second conductive wiring lines 4a and 4b are electrically connected by a

vertical wiring line 4c which is part of the second conductive wiring line 4b and extends in a thickness direction of the first protective film 7.

The material of the first protective film 7 may be polyimide resin, polyether imide resin, acrylic denatured epoxy resin, epoxy resin mixed with rubber, silicone resin or the like, respectively of a liquid type or a film shape.

The material of the second protective film 15 may be polyimide resin, epoxy resin, epoxy resin mixed with filler such as glass, or the like, respectively of a liquid type or a film shape.

The elastic modulus of the material used for the conductive wiring line 4 and land 5 is, for example, about 110 GPa for copper (Cu). The material usable for the first protective film 7, for example, polyimide resin, has an elastic modulus of about 1 to 9 GPa. The elastic modulus of the material of the first protective film 7 is therefore smaller than that of the material of the land 5. The elastic modulus of the first protective film 7 may be set more smaller by selecting proper material.

Fig. 8 is a cross sectional view of a semiconductor module having the semiconductor device of the third embodiment shown in Fig. 7 mounted on a printed circuit board.

A semiconductor device 12 shown in Fig. 7 is mechanically and electrically connected to a printed

circuit board 9, by bonding external terminals 8 formed on the surface of the semiconductor device 12 to bonding pads 10 formed on the surface of the printed circuit board 9.

5                   As described above, according to the semiconductor device of the third embodiment of the invention, the first and second conductive wiring lines 4a and 4b are disposed in the lamination structure so that the intervening portion 7a of the first protective  
10 film 7 can be formed between the land 5 and the passivation film 3 on the semiconductor element surface 1a. Deformation to be generated in the external terminal 8 because of a coefficient of linear thermal expansion difference between the semiconductor device  
15 and printed circuit board can be relaxed by deformation of the intervening portion 7a of the protective film 7 which has a lower elastic coefficient than that of the material of the land 5. It is therefore possible to reduce strain to be generated in the bonding areas on  
20 both sides of the semiconductor device and printed circuit board.

Even if there is a temperature change under the conditions that the semiconductor device is mounted on the printed circuit board, disconnection defects to  
25 be generated in the bonding area of the external terminal can be prevented, and a semiconductor device and a semiconductor module having a high reliability can be realized.

In order to reduce thermal strain to be generated in the external terminal 8, material having a relatively low elastic modulus is selected from the above-described materials as the material of the first protective film 7. It is preferable that the second protective film 15 is made of a material having an elastic modulus higher than that of the material of the first protective film 7.

There is a general tendency that a coefficient of linear thermal expansion of resin material becomes higher as the elastic modulus becomes higher. As the semiconductor device shown in Fig. 7 is subjected to a temperature change, deformation of the first protective film 7 having a lower elastic modulus occurs by contraction and expansion. There is therefore a possibility that disconnection occurs at the junction point between the conductive wiring line 4 and pad 2 and at a flexure point of the conductive wiring line 4. If the second protective film 15 in contact with the upper surface of the conductive wiring line 4 is made of material having an elastic modulus higher than that of the material of the first protective film 7, resistance to deformation of the conductive wiring line 4 to be caused by the second protective film 15 increases so that the deformation amount of the conductive wiring line 4 can be reduced and disconnection can be prevented.

Fig. 9 is a cross sectional view of a

semiconductor device of the fourth embodiment of the invention.

Referring to Fig. 9, although the structure of the semiconductor device is similar to the semiconductor device of the third embodiment shown in Fig. 7, there are different points that a projection 6 is formed on a land 5 and that a protruded portion 6a protruding over a second protective film 5 is bonded to an external terminal 8.

Fig. 10 is a cross sectional view of a semiconductor module having the semiconductor device of the fourth embodiment shown in Fig. 9 mounted on a printed circuit board.

A semiconductor device 12 shown in Fig. 10 is mechanically and electrically connected to a printed circuit board 9, by bonding external terminals 8 formed on the surface of the semiconductor device 12 to bonding pads 10 formed on the surface of the printed circuit board 9.

As described above, since the external terminal 8 is bonded to the protruded portion 6a of the projection 6 formed on the land 5, even if there is a temperature change under the conditions that the semiconductor device is mounted on the printed circuit board, deformation to be generated in the external terminal near at the bonding area between the projection 6 and external terminal 8 on the semiconductor device side can be restricted and the

deformation amount can be reduced. It is therefore possible to reduce thermal strain to be generated in the external terminal 8 near at the bonding area on the semiconductor device side.

5                    Fig. 11 is cross sectional view illustrating a method of manufacturing the semiconductor device of the fourth embodiment of the invention shown in Fig. 9. The semiconductor device of the third embodiment of this invention shown in Fig. 7 can be manufactured by  
10                    omitting a process of forming a projection 6 from the method illustrated in Fig. 11.

                  On the surface of a pad 2 and on the surface 1a of a semiconductor element 1 formed with a passivation film 3 exposing a portion of the pad 2  
15                    (Fig. 11(a)), a first conductive wiring line 4a connected to the pad 2 is formed by a plating method or a sputtering method (Fig. 11(b)). A first protective film 7 is formed covering the first conductive wiring line 4a and passivation film 3 by a potting method, a  
20                    printing method or a film attachment method (Fig. 11(c)). An opening 13 is formed from the surface 7b of the first protective film 7 to the surface of the first conductive wiring line 4a by using a laser beam or by etching (Fig. 11(d)). Metal material 18 such as copper  
25                    (Cu) is filled in the opening 13 and deposited on the surface 7b of the first protective film 7 by a sputtering method or a plating method (Fig. 11(e)). The metal material in the opening 13 forms a vertical

wiring line 4c. Unnecessary metal material 18 formed on the surface 7b of the first protective film 7 is removed by etching or the like to form a second conductive wiring line 4b and a land 5 (Fig. 11(f)). A second protective film 15 is formed on the surface 7b of the first protective film 7, covering the second conductive wiring line 4b and land 5 (Fig. 11(g)), and an opening 13 is formed through the second protective film 15 to expose an external terminal bonding area 5a of the land 5 (Fig. 11(h)). Copper (Cu) or the like is filled in this opening 13 to form a projection 6 (Fig. 11(i)), and the second protective film 15 is thinned by etching or the like to form a protruded portion 6a of the projection 6 (Fig. 11(j)). The protruded portion 6a of the projection 6 is bonded to an external terminal 8 (Fig. 11(k)). The wafer is then cut into a predetermined size to form the semiconductor device of the fourth embodiment of the invention.

The semiconductor device manufacture method of this invention described with reference to Fig. 11 is similar to a general method of manufacturing semiconductor devices from a wafer.

The material of the first protective film 7 has an elastic coefficient selected based on the size of a semiconductor element and the number and layout of external terminals. In order to enhance the relaxation effects of strain in the bonding area to be caused by deformation of the intervening portion 7a of the first



protective film, the material having a small elastic modulus, preferably in a range from 0.5 GPa to 3 GPa, is used. It is also desired that the material has such an elastic modulus at a low temperature (about - 50°C).

5 In order to retain the strain reduction effect, it is necessary that a thickness  $a$  of the intervening portion 7a shown in Figs. 7 and 9 is set to some degree. The thickness of the intervening portion 7a of the first protective film between the land 5 and passivation film  
10 is preferably changed with the elastic modulus of the material of the first protective film 7. It is necessary that as the elastic coefficient of the first protective film 7 is made higher, the intervening portion 7a is made thicker. For example, if polyimide  
15 resin is used as the material of the first protective film 7, it is desired to select polyimide resin having an elastic modulus of about 1 GPa to 3 GPa and set the thickness  $a$  of the intervening portion 7a to 20  $\mu\text{m}$  or thicker.

20 The first protective film 7 may be made of single material or may have a lamination structure made of a plurality of materials. In the latter case, it is also desired that the elastic modulus of the whole protective film is in the above-described range from  
25 0.5 GPa to 3 GPa.

Fig. 12 is a cross sectional view of a semiconductor module having the semiconductor device of the fourth embodiment of the invention shown in Fig. 9

mounted on a printed circuit board. The bonding area between a bonding pad 10 of a printed circuit board 9 and an external terminal 8 in a horizontal direction, i.e., in a direction of disposing external terminals, is set larger than the bonding area between a protruded portion 6a of a projection 6 on a land 5 of a semiconductor device 12 and the external terminal 8. In Fig. 12, the plan shape of the projection 6 and bonding pad 10 is circular. In order to make the bonding area on the printed circuit board side broader than that on the semiconductor device side, a relation of  $e > d$  is satisfied where  $d$  is a diameter of the protruded portion 6a of the projection 6 and  $e$  is a diameter of the bonding pad of the printed circuit board 9.

By setting the bonding area on the printed circuit board side broader than on the semiconductor device side, the rigidity of the bonding pad 10 increases so that it is possible to reduce the strain to be generated in the bonding area of the external terminal on the printed circuit board side. It is also possible to make small a difference between the strain to be generated in the bonding area of the external terminal on the printed circuit board side and the strain reduced by bonding of the protruded portion 6a of the projection 6 in the bonding area of the external terminal on the semiconductor device side. With these functions, even if there is a temperature change,

disconnection defects to be generated in the bonding areas of the external terminal on both sides of the semiconductor device and printed circuit board can be prevented, and a semiconductor module having a high  
5 reliability as a whole can be realized.

Fig. 13 is a cross sectional view showing a semiconductor module having the semiconductor device of the fourth embodiment of the invention shown in Fig. 9 mounted on a printed circuit board. On a semiconductor  
10 device mount surface 9a of a printed circuit board 9, a reinforcing resin layer 14 is formed covering at least the periphery of the bonding area between an external terminal 8 and a bonding pad 10.

The reinforcing resin layer 14 may be made of  
15 epoxy resin, epoxy resin filled with silica particles, or the like. The reinforcing resin layer 14 is formed by mounting a semiconductor device 12 on the printed circuit board 9, thereafter flowing liquid resin on the printed circuit board surface 9a, heating and hardening  
20 it.

By covering the bonding area between the bonding pad 10 of the printed circuit board 9 and the external terminal 8 with the reinforcing resin layer 14, strain to be generated in the bonding area of the  
25 external terminal on the printed circuit board side can be relaxed and reduced. As the strain in the bonding area of the external terminal on the printed circuit board side is reduced, there exists no difference

between the strain to be generated in the bonding area between the protruded portion 6a of the projection 6 and the external terminal 8 and the strain reduced by a present of the intervening portion 7a of the first  
5 protective film in the bonding area on the semiconductor device side. It is therefore possible to reduce strain to be generated in the external terminal bonding area of the whole semiconductor device.

Even if there is a temperature change under  
10 the conditions that the semiconductor device is mounted on the printed circuit board, disconnection defects to be generated in the bonding area of the external terminal can be presented and a semiconductor device and a semiconductor module having a high reliability  
15 can be realized.

Fig. 14 is cross sectional views showing other examples of the semiconductor device of the invention shown in Figs. 7 and 9.

The fundamental structure of the  
20 semiconductor device shown in Fig. 14(a) is similar to the semiconductor device shown in Fig. 7, and the fundamental structure of the semiconductor device shown in Fig. 14(b) is similar to the semiconductor device shown in Fig. 9. A different point resides in that a  
25 third protective film 17 is formed between a passivation film 3 on a semiconductor element surface 1a and a first conductive wiring line 4a.

The material of the third protective film 17

may be polyimide resin, particularly photosensitive polyimide resin, polyether imide resin, epoxy resin, acrylic denatured epoxy resin, epoxy resin mixed with rubber, silicone resin or the like, respectively of a liquid type or a film shape. The third protective film 17 is formed by using the above-described resin through potting, spin coating, film attachment or the like.

As shown in Fig. 14, by forming the third protective film 17 between the passivation film 3 and first conductive wiring line, it becomes possible to suppress noises to be generated by electric capacitance between unrepresented circuit wiring lines in the semiconductor element 1 and the first conductive wiring line 4a.

It is preferable to form the third protective film 17 thin in order to reduce the electric capacitance between the circuit wiring lines in the semiconductor element 1 and the first conductive wiring line 4a. Although it is necessary to determine the thickness of the third protective film 17 based upon the performance of the semiconductor element and the layout of inner circuit wiring lines, a thickness of about 10  $\mu\text{m}$  is necessary.

As shown in Fig. 15, in the semiconductor device having the projection 6 on the land 5 of this invention described above, it is desired that the size g of the land 5 in the horizontal direction is set larger than the size d of the projection 6 to extend

the end 5b of the land 5 outside of the side edge 6c or the projection 6c.

Thermal strain to be generated in the external terminal 8 because of a temperature change can be reduced by restriction of deformation of the external terminal 8 by the projection 6 having a large rigidity. However, deformation by a coefficient of linear thermal expansion difference between the semiconductor device and printed circuit board directly acts upon the projection 6. This deformation of the projection 6 generates stress at the interface between the protective film 7 and the land 5 on which the projection 6 was formed. This stress concentrates particularly upon the end 5b of the land 5 so that crack may be formed from this end in the protective film 7. In order to prevent crack of the protective film 7, the land end 5b is positioned outside of the projection side edge 6c. With this arrangement, the contact area between the land 5 and protective film 7 increases so that the stress generated at the interface therebetween is distributed into the broad contact area and the stress concentrated upon the land end 5b can be relaxed.

In the embodiments of the semiconductor device of this invention described above, the pads 2 of the semiconductor element 1 are disposed in the central area of the semiconductor element 1. The positions of the pads 2 of the semiconductor element 1 are not

limited only to the central area of the semiconductor element 1, but as shown in Fig. 16, they may be positioned near at opposite ends 1b of a semiconductor element. In the semiconductor element shown in Fig. 16, a conductive wiring line 4 extends from a pad 2 near at the end 1b of the semiconductor element 1 toward the inner area of the semiconductor element. A protective film 7 is formed covering the pad 2, passivation film 3 and land 5 connected to the conductive wiring line 4. A projection 6 is formed on the land 5, and an external terminal 8 is bonded to a protruded portion 6a of the projection 6.

The structure that the pads are formed near at the opposite ends 1b of the semiconductor element 1 is suitable for the semiconductor device constituted of the semiconductor element 1 having a relatively large number of input/output signals.

Fig. 17 is a cross sectional view showing another example of the semiconductor device of the fourth embodiment of the invention shown in Fig. 9, the semiconductor device being mounted on a printed circuit board.

The fundamental structure of the semiconductor device shown in Fig. 17 is similar to that of the semiconductor device shown in Fig. 9. A different point resides in that the surface 6d of a projection 6 formed on a land 5 is flush with the surface 15a of a second protective film 15, and an

external terminal 8 is connected to the surface 6d of the projection 6.

Also with the structure shown in Fig. 17, even if there is a temperature change under the conditions that the semiconductor device is mounted on the printed circuit board, deformation of the external terminal 8 near at the bonding area between the external terminal 8 and projection 6 on the semiconductor device side is restricted by the projection 6 having a large rigidity so that the deformation amount of the external terminal 8 can be reduced. Thermal strain to be generated in the external terminal 8 near at the bonding area on the semiconductor side can therefore be reduced.

In order to confirm the thermal strain reduction effects to be obtained when the external terminal 8 is bonded to the protruded portion 6a of the projection 6 formed on the land 5 of the semiconductor device, thermal strain was analyzed by a finite element method. The thickness of the protective film 6 between the land 5 and semiconductor element surface 1a was set to 5  $\mu\text{m}$ , the diameter of the protruded portion 6a and the diameter of the bonding pad were set to 250  $\mu\text{m}$ , the material of the printed circuit board was epoxy resin (corresponding to FR-4) mixed with glass cloth, and the temperature was changed from 125°C to - 55°C. As shown in Table 1, the thermal strain generated in the external terminal 8 reduced to 2.7% by forming the



projection 6, whereas the thermal strain not forming the projection 6 was 3.4%.

Table 1

|                                  | Maximum strain (%)<br>generated in external<br>terminal |
|----------------------------------|---|
| With projection (b = 0.02<br>mm) | 2.7   |
| Without projection               | 3.4   |

Thermal strain was analyzed by a finite element method by setting the bonding pad size of a printed circuit board for bonding the external terminal 8 larger than the size of the bonding area (or protruded portion 6a) on the semiconductor device side for bonding the external terminal 8. The results are shown in Table 2. If the diameter e of the bonding pad and the diameter d of the bonding area on the semiconductor device side are the same and no projection 6 is formed, a difference between the strain generated on the printed circuit board side and the strain generated on the semiconductor device side becomes large. If the projection 6 is formed and bonded to the external terminal 8 and the diameter e of the bonding pad is set larger than the diameter d of the projection 6a, a difference between strains

generated on both sides of the printed circuit board and semiconductor device can be made small.

Table 2

| Projection         | Bonding pad diameter e / diameter d of bonding area (projection) on semiconductor device side | strain on printed circuit board side / strain on semiconductor device |
|--------------------|---|---|
| Without            | 1   | 0.72  |
| With (b = 0.02 mm) | 1   | 1.11  |
| With (b = 0.02 mm) | 1.14  | 1.02  |

As described so far, according to the semiconductor device and semiconductor module of this invention, strain to be generated in the external terminal because of a coefficient of linear thermal expansion difference between a printed circuit board and the semiconductor device mounted on the board can be reduced and disconnection of the external terminal can be prevented. The invention is effective in order to prevent disconnection of the external terminal of a semiconductor device, particularly, a semiconductor device of a chip size to be manufactured by wafer processes. A small semiconductor device and a

semiconductor module having a high reliability can therefore be provided.

## CLAIMS

1. A semiconductor device comprising:  
a semiconductor substrate formed with pads;  
a passivation film formed on a surface of  
said semiconductor substrate on a pad forming side; and  
lands for connection to external terminals,  
said lands being formed on an insulating film formed on  
a surface of said passivation film opposite to said  
semiconductor substrate,

wherein:

said pad and said land are connected by a  
conductive wiring line; and

a projection is formed on said land at a  
position where said land is connected to the external  
terminal.

2. A semiconductor device comprising:  
a silicon substrate formed with pads;  
a passivation film formed on a surface of  
said silicon substrate on a pad forming side;  
lands for connection to external terminals,  
said lands being formed on the surface of said silicon  
substrate on the pad forming side; and  
a wiring line connecting said pad and said  
land,

wherein:

an insulating film is formed between said  
passivation film and said land;

a projection is formed on said land on a surface opposite to said silicon substrate; and  
said projection is connected to the external terminal.

3. A semiconductor device comprising:  
a semiconductor substrate formed with pads;  
a passivation film formed on a surface of said semiconductor substrate on a pad forming side;  
lands for connection to external terminals, said lands being formed on the surface of said semiconductor substrate on the pad forming side; and  
a wiring line connecting said pad and said land,

wherein said wiring line includes a first wiring line connected to said pad and a second wiring line connected to said land.

4. A semiconductor device comprising:  
a silicon substrate formed with pads;  
a passivation film formed on a surface of said silicon substrate on a pad forming side;  
lands for connection to external terminals, said lands being formed on the surface of said silicon substrate on the pad forming side; and  
a wiring line connecting said pad and said land,

wherein:

said wiring line includes a first wiring line connected to said pad and a second wiring line

connected to said land;

an insulating film is formed between said passivation film and said land;

a projection is formed on said land on a surface opposite to said silicon substrate; and

said projection is connected to the external terminal.

5. A semiconductor device comprising:

a semiconductor substrate formed with pads;

a passivation film formed on a surface of said semiconductor substrate on a pad forming side;

lands for connection to external terminals, said lands being formed on the surface of said semiconductor substrate on the pad forming side;

the external terminal being connected to said land; and

a wiring line connecting said pad and said land,

wherein an insulating protective film is formed on the surface of said semiconductor substrate on the pad forming side in an area other than the external terminals.

6. A semiconductor device comprising:

a semiconductor substrate formed with pads;

a passivation film formed on a surface of said semiconductor substrate on a pad forming side;

a conductive wiring line connected to the pad on said semiconductor substrate;

lands connected to said conductive wiring line;

a projection formed on said land;

an external terminal connected to said projection;

a first protective film formed between said semiconductor substrate and said lands and being in contact with said lands; and

a second protective film having an exposed surface on an external terminal forming side.

7. A semiconductor device comprising:

a silicon substrate formed with pads;

a passivation film formed on a surface of said silicon substrate on a pad forming side;

lands for connection to external terminals, said lands being formed on the surface of said silicon substrate on the pad forming side; and

a wiring line connecting said pad and said land,

wherein:

said wiring line includes a first wiring line connected to said pad and a second wiring line connected to said land;

a first region formed with a first insulating film is formed between said passivation film and said land; and

a second insulating film is formed between said passivation film and said lands, a projection is

formed on said land on a surface opposite to said silicon substrate, and the projection is connected to the external terminal.

8. A semiconductor device according to claim 6, wherein the second protective film is made of material having an elastic modulus lower than the first protective film.

9. A semiconductor device according to any one of claims 1, 2, 4, 6, 7 and 8, wherein the projection is positioned in a projected area of said land.

10. A semiconductor device according to any one of claims 1, 2, 4, 6, 7 and 8, wherein the external terminal and the projection are bonded via a metal thin film formed on a surface of the projection.

11. A semiconductor device according to any one of claims 1 to 10, wherein in a semiconductor module having the semiconductor device mounted on a printed circuit board via the external terminals, a bonding area between a bonding pad of the printed circuit board and the external terminal is set larger than a bonding area between the projection and the external terminal in a direction of disposing the external terminals.

12. A semiconductor device according to any one of claims 1 to 10, wherein in a semiconductor module having the semiconductor device mounted on a printed circuit board via the external terminals, an area near a bonding area between a bonding pad of the printed circuit board and the external terminal is covered with



resin.

## ABSTRACT

[Problem] In a small semiconductor device having external terminals on a semiconductor element and a semiconductor module mounted with the small semiconductor device, disconnection of the external terminals is prevented when a temperature change occurs under the conditions that the semiconductor device is mounted on a printed circuit board.

[Solving means] A projection is formed on a land which is an external terminal bonding area of the semiconductor device, and a protruded portion of the projection is bonded to the external terminal. An intervening portion of a protective film made of resin material is formed between the lands and semiconductor element.

(a)




FIG.2




FIG.3




FIG.4




FIG.5






FIG.6










FIG.11




FIG.12




FIG.13






FIG.14

(a)



(b)







FIG.17



## Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

## Japanese Language Declaration

## 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR  
MODULE

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

The specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約  
国際出願番号を \_\_\_\_\_ とし、  
(該当する場合) \_\_\_\_\_ に訂正されました。

☒ was filed on March 20, 2001  
as United States Application Number or  
PCT International Application Number  
09/787,526 and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.



PTO/SB/106(8-96)

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示している。

## Prior Foreign Application(s)

外国での先行出願

11-067839

(Number)

(番号)

Japan

(Country)

(国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed

優先権主張なし

15/March/1999

(Day/Month/Year Filed)

(出願年月日)

(Number)

(番号)

(Country)

(国名)

(Day/Month/Year Filed)

(出願年月日)

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

PCT/JP00/01550

(Application No.)

(出願番号)

March 14, 2000

(Filing Date)

(出願日)

Pending

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

PTO/SB/106(8-96) (Modulated spacing)

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973 and Carl I. Brundidge, Reg. No. 29,621

書類送付先

Send Correspondence to:

Antonelli, Terry, Stout & Kraus, LLP  
Suite 1800  
1300 North Seventeenth Street  
Arlington, Virginia 22209

直接電話連絡先：(氏名及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Telephone: (703) 312-6600

Fax: (703) 312-6666

|            |  |
|------------|--|
| 唯一または第一発明者 | Full name of sole or first inventor  |
| 発明者の署名     | Akihiro YAGUCHI  |
| 日付         | Inventor's signature Date  |
|            | Akihiro Yaguchi 7/3/01   |
| 住所         | Residence  |
|            | Tsuchiura, Japan JPX   |
| 国籍         | Citizenship  |
|            | Japan  |
| 私書箱        | Post Office Address  |
|            | c/o Hitachi, Ltd., Intellectual Property Group<br>New Marunouchi Bldg. 5-1, Marunouchi 1-chome,<br>Chiyoda-ku, Tokyo 100-8220, Japan |

(第二以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for second and subsequent joint inventors.)

|            |      |  |
|------------|------|--|
| 第二共同発明者    | 2-60 | Full name of second joint inventor, if any     |
| 第二共同発明者の署名 | 日付   | Hideo MIURA                                    |
| 住所         |      | Second inventor's signature Date July 3, 2001  |
| 国籍         |      | Residence Tsuchiura, Japan JAX                 |
| 私書箱        |      | Citizenship Japan                              |
| 第三共同発明者    | 3-a  | Post Office Address                            |
| 第三共同発明者の署名 | 日付   | c/o Hitachi, Ltd., Intellectual Property Group |
| 住所         |      | New Marunouchi Bldg. 5-1, Marunouchi 1-chome,  |
| 国籍         |      | Chiyoda-ku, Tokyo 100-8220, Japan              |
| 私書箱        |      | Full name of third joint inventor, if any      |
| 第四共同発明者    | 4-a  | Atsushi KAZAMA                                 |
| 第四共同発明者の署名 | 日付   | Third inventor's signature Date Jul. 3, 2001   |
| 住所         |      | Atsushi KAZAMA                                 |
| 国籍         |      | Residence Tsuchiura, Japan JAX                 |
| 私書箱        |      | Citizenship Japan                              |
| 第五共同発明者    |      | Post Office Address                            |
| 第五共同発明者の署名 | 日付   | c/o Hitachi, Ltd., Intellectual Property Group |
| 住所         |      | New Marunouchi Bldg. 5-1, Marunouchi 1-chome,  |
| 国籍         |      | Chiyoda-ku, Tokyo 100-8220, Japan              |
| 私書箱        |      | Full name of fourth joint inventor, if any     |
| 第六共同発明者    |      | Asao NISHIMURA                                 |
| 第六共同発明者の署名 | 日付   | Fourth inventor's signature Date Jul. 4, 2001  |
| 住所         |      | Asao Nishimura                                 |
| 国籍         |      | Residence Kodaira, Japan JAX                   |
| 私書箱        |      | Citizenship Japan                              |
| 第七共同発明者    |      | Post Office Address                            |
| 第七共同発明者の署名 | 日付   | c/o Hitachi, Ltd., Intellectual Property Group |
| 住所         |      | New Marunouchi Bldg. 5-1, Marunouchi 1-chome,  |
| 国籍         |      | Chiyoda-ku, Tokyo 100-8220, Japan              |
| 私書箱        |      | Full name of fifth joint inventor, if any      |
| 第八共同発明者    |      |  |
| 第八共同発明者の署名 | 日付   | Fifth inventor's signature Date                |
| 住所         |      | Residence                                      |
| 国籍         |      | Citizenship                                    |
| 私書箱        |      | Post Office Address                            |

(第六以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for sixth and subsequent joint inventors.)

|            |    |   |      |
|------------|----|---|------|
| 第六共同発明者    |    | Full name of sixth joint inventor, if any   |      |
| 第六共同発明者の署名 | 日付 | Sixth inventor's signature                  | Date |
| 住所         |    | Residence                                   |      |
| 国籍         |    | Citizenship                                 |      |
| 私書箱        |    | Post Office Address                         |      |
| 第七共同発明者    |    | Full name of seventh joint inventor, if any |      |
| 第七共同発明者の署名 | 日付 | Seventh inventor's signature                | Date |
| 住所         |    | Residence                                   |      |
| 国籍         |    | Citizenship                                 |      |
| 私書箱        |    | Post Office Address                         |      |
| 第八共同発明者    |    | Full name of eighth joint inventor, if any  |      |
| 第八共同発明者の署名 | 日付 | Eighth inventor's signature                 | Date |
| 住所         |    | Residence                                   |      |
| 国籍         |    | Citizenship                                 |      |
| 私書箱        |    | Post Office Address                         |      |
| 第九共同発明者    |    | Full name of ninth joint inventor, if any   |      |
| 第九共同発明者の署名 | 日付 | Ninth inventor's signature                  | Date |
| 住所         |    | Residence                                   |      |
| 国籍         |    | Citizenship                                 |      |
| 私書箱        |    | Post Office Address                         |      |

(第十以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for tenth and subsequent joint inventors.)